Abstract-In deep submicron process, parametric yield loss due to process variations has become a critical issue, especially for sensitive analog circuits. Design centering is one of the popular techniques to find the nominal design that leads to the maximum yield. However, in critical cases, it is possible that some parts of the performance distribution are still outside the feasible region and has no way to further improve the yield. Therefore, a process sensitivity reduction flow for analog circuits is proposed in this paper. Without moving the given nominal point, a new set of device sizes that lead to smaller performance distribution range can be obtained in the proposed sizing flow, which helps to further improve the yield of that design.
INTRODUCTION
With shrinking device size in deep submicron process, parametric yield loss due to process variations has become a critical issue, especially for sensitive analog circuits. Therefore, design-for-manufacturability (DFM) and design-for-yield (DFY) techniques have recently become popular research topics for considering process variation effects before manufacturing. Evaluating circuit performance under process variations in advance can help designers improve design yield at early stages and reduce re-spin cost. However, it also increases the required simulation resource and the design difficulties for circuit designers.
When properly accomplished, automated synthesis techniques [1] for analog circuits can avoid time-consuming transistor-level simulations and significantly improve the efficiency of circuit optimization. In order to reduce the exploration efforts, the partial boundary of feasible regions, called Pareto front [2] , is identified to find an optimal tradeoff curve between competing performance specifications. However, if the process variation effects are not considered, those optimization algorithms typically push the system performances to some corners that are vulnerable to parametric variation [3] . Therefore, yield-aware synthesis flow for analog circuits [4] has become a hot research topic recently and is waiting for more investment.
Nowadays, design centering is one of the popular techniques to consider yield issues in the design flow. The aim is to find the nominal design that leads to the maximum yield.
Conventional design centering techniques often use a geometric approach to locate the feasible region first. The feasible region is the region in device parameter space that satisfies all design constraints and target specifications. For a given circuit topology, the ellipsoidal technique [5] can be applied to approximate the feasible region using a hyperellipsoid whose center is the proposed nominal point, as illustrated in Fig. 1(a) . That approach regards the center as the point that allows maximum device parameter variations because it has largest distance to all boundaries. However, in critical cases, it is possible that some parts of the hyperellipsoid are still outside the feasible region and has no way to further improve the yield. Therefore, an automatic process sensitivity reduction flow is proposed in this paper to further improve the design yield of a given nominal design. Assuming the given nominal point is already an optimal point in the design centering stage, the proposed sensitivity reduction flow tries not to change the original nominal point but to reduce its distribution range, as illustrated in Fig. 1(b) . Then, the design yield may be further improved as illustrated in Fig. 2 . Simulated annealing (SA) algorithm is used in this work to search the device sizes that lead to lower sensitivity. In order to improve the efficiency of SA search process, a guided random disturbance flow and a special equation to evaluate the relative sensitivity of new device sizes are also proposed. It can help the proposed flow obtain a good solution in seconds as demonstrated in the circuit examples.
The remainder of this paper is organized as follows. The proposed SA-based flow to reduce the process sensitivity of analog circuits is introduced in Section II. A folded-cascade Because it has non-zero probability to accept the solution with higher cost, SA scheme is proven as an effective way to avoid local optimal solutions. Referring to the typical SA flow, a SAbased sizing algorithm, as shown in Fig. 3 , is proposed to reduce the process sensitivity of analog circuits without changing their nominal points. While using SA-based algorithms, the first issue to be solved is how to generate legal samples. Random sizing is not applicable to analog circuits because random sizes are not easy to satisfy the numerous constraints in analog design procedure. Besides typical sizing constraints, there is an extra requirement in this work, which is to keep the given nominal point almost unchanged. Therefore, a special disturbance flow is proposed to generate legal sizes for the circuits such that the displacements of their nominal points are within the user-given tolerance range.
The second issue to be solved in SA-based algorithms is defining a proper cost function and the corresponding evaluation method. The cost function definition is straightforward in this work, in which lower process sensitivity and lower area will obtain higher score. The bottleneck is in the evaluation part. Because of the non-linear properties of analog circuits, the circuit performance, including the sensitivity to outside disturbance, is often checked by transistor-level simulations. However, there might be hundreds to thousands iterations in a typical SA-based optimization flow. If each iteration requires a transistor-level simulation to check the sizing result, the computation time for the whole optimization process will become too much, even unacceptable. Therefore, a regression equation with low regression cost is proposed in this work to give a rough process sensitivity evaluation. That regression equation is generated before starting the SA flow. It is helpful to give a quick sensitivity evaluation of the new device sizes and guide the following SA process toward lower sensitivity without repeatedly transistor-level simulations.
In the following sections, a folded-cascade operational transconductance amplifier (OTA) with TSMC 0.18um process is used as an example to demonstrate the proposed SA-based sizing algorithm. The circuit structure of this OTA and its performance equations are shown in Fig. 4 . In order to simplify the problem, only the variation of threshold voltage (Vt) is considered in this example because it is often considered to have the largest impact to circuit performance [6] . Using similar procedure, it is easy to extend this flow to other parameter variations and other analog circuits once their performance equations can be derived. 
A. Disturbance Flow
In typical analog circuits, there are often some pairs of transistors whose sizes are the same or correlated. As shown in Fig. 4 , there are 5 transistor groups in this OTA circuit, which are (M0, M1), (M2, M3), (M4, M5), (M6, M7), and (M9, M10). Since the transistor sizes are the same in the same group, there are only 6 different sizing variables for this circuit, including the single transistor M8.
In this work, the target of disturbance is to efficiently generate new device sizes without moving the nominal point. However, it is difficult to have two designs with exactly the same performance. Therefore, a user-given tolerance range of the nominal performance shift has to be set first. This tolerance range is then propagated into the characteristic equations of the target circuit to obtain the disturbance range of each device size. The correlation between device sizes to keep the performance reside in this disturbance range is derived in this procedure, too. Then, those constraints are used to form a pseudo-random generator to generate a new set of device sizes that lead to similar performance. It can efficiently avoid many useless samples and reduce the searching time in the SA process. Using this OTA circuit as an example, the derivation of those constraints is explained in detail. The upper bound and the lower bound of the performance tolerance range are defined as M H and M L respectively. Since this OTA is differential type, only a single end is explained to simplify the descriptions.
Step 1 : Power Disturbance For this OTA circuit, its power is proportional to the current of M0 (I D0 ), as shown in (1). Therefore, the variation range of W 0 (the width of M0) can be determined as (2) . In order to obtain similar performance, the two branches of I D0 , which end at M8 and M6 respectively, will be altered to have the same change ratio as I D0 
Step 2 : UGBW Disturbance According to the definition of UGBW (unit-gain bandwidth), it is proportional to gm 9 in this OTA circuit. Therefore, the variation range of gm 9 can be determined as shown in (4) . Since gm 9 is proportional to √(W 9 *I D9 ), the variation range of W 9 can be obtained after W 8 ' is determined in Step 1, as shown in (5) and (6). 
Step 3: Gain Disturbance According to the definition of Gain, Av=gm 9 *Rout, the disturbance range of Rout can be determined as (7) using the gm 9 ' obtained in Step 2. Because the equivalent resistance of transistors is reverse proportional to their equivalent width, the change ratio of Rout can be written as (8). Since W 0 ', W 6 ', and W 9 ' are already determined in previous steps, the relationship between W 2 ' and W 4 ' can be derived from (8). Once W 2 ' is randomly selected, W 4 ' can be determined by solving (7) and (8). with fixed L
B. Cost Function
In order to avoid repeatedly time-consuming transistorlevel simulations in the SA flow, a fast evaluation method is proposed to obtain a rough process sensitivity of the new device sizes. Since Vt variation has the largest impacts to the circuit performance, the sensitivity to Vt variation is chosen as the first study case. The sensitivity equation can be expressed as (9), where perf stands for the circuit performance, such as gain, power, etc. Because the relationship between device sizes and process sensitivity is not linear in analog circuits, the product form, as shown in (10), is used as the regression equation to represent the sensitivity, where K is a constant, ai is the regression variable, and Wi is the device size. Since the target of this work is to find a low-sensitivity solution around the initial point, the regression process can be done only one time outside the SA iterations and neglect the possible errors due to small variations on device sizes. Once the equation is built, the rough process sensitivity to a new set of device sizes can be obtained very fast without simulation. It is true that this equation may not provide the precise absolute process sensitivity. But this equation is accurate enough in our observation to provide the relative sensitivity comparison for guiding the following SA process toward lower sensitivity. It is important to make the time-consuming SA process become more efficient. 
For practical consideration, area cost is also added into the cost function to reduce the area overhead for decreasing process sensitivity. The overall cost function is shown in (11), in which SC is the total sensitivity cost of each performance obtained from (10), AC is the total area of this circuit, β and γ are adjustable weighting parameters to represent the relative importance of the two factors. Please be noted that SC and AC are both normalized numbers, which are obtained by dividing the current value to its initial value.
C. Acceptance Probabilities
Referring to typical SA setting, the acceptance probability of new device sizes is shown in (12). wn and wn' are the old and new device sizes respectively. T is the control temperature of the SA process, which will be cool down α time after each iteration. α is an adjustable constant that is smaller than 0. Δcf is the cost difference of two sets of device sizes, which can be derived from (11). Similar to other SA process, the acceptance probability decreases when T is decreased and the cost is increased. 
III. EXPERIMENTAL RESULTS
In order to test the proposed algorithm in different situations, two different specifications of the folded-cascade OTA are used in the experiments. Table I shows the specification and initial design performance in each case. Please be noted that those data are measured without any process variations. Since the length of each transistor is the same in this circuit, the area cost is evaluated using the total MOS width as shown in the last row of Table I . With the Vt variation values from the foundry model, a 100-run Monte Carlo simulation is performed in HSPICE to check the performance variations. In order to simplify the experiments, the Vt variations of all transistors are assumed to be the same. The statistics of the 100 data are shown in Table  II , in which PM stands for the phase margin of this OTA. According to the specifications given in Table I , the number of samples that match all requirements (yield) can also be determined. Using the proposed sizing flow, a new design with lower process sensitivity can be obtained in one second. The α, β, γ in the SA algorithm are set as 0.99, 1, and 6 respectively in the experiments. The initial temperature is 10000, and the performance tolerance range is ±2%. The resultant circuit is also checked by Monte Carlo analysis to be compared with the initial design. According to the statistical numbers shown in Table II , the standard deviation of those performance distributions (Gain_STD, UGBW_STD, PM_STD) is significantly reduced in every cases. But the nominal point and total MOS width are not changed too much. Fig. 5 and 6 show the overall distribution of each performance metric in case I, in which dark graphs are the original distributions. Those data have demonstrated that the proposed approach can further improve the design yield without moving the nominal point too much.
IV. CONCLUSIONS
In this paper, a SA-based automatic sizing flow for analog circuits is proposed for reducing the sensitivity to process variation. Without moving the given nominal point, a new set of device sizes that lead to smaller performance distribution range can be obtained in the proposed flow to further improve the yield of that design. In order to improve the efficiency of SA search process, a guided random disturbance flow and a special equation to evaluate the relative sensitivity of new device sizes are also proposed. As demonstrated in the foldedcascade OTA example, the process sensitivity reduction is significant in different situations, which really improve the design yield further. 
